Experiment #735, now being executed at the A.G.S. is implemented in FASTBUS. This is, to our knowledge, the first experiment to be done using this system. Briefly,this data acquisition system is designed to operate and gather data from high energy physics experiments at sub-microsecond speeds. It is a 32 bit bus system capable of operating at near-gigabit rates. Figure 1 shows the apparatus schematically. A good event is one in which the following sequence of events takes place. A K+ decays in the region called "drift space". The r0 decays into 2 y rays, one of which proceeds down the apparatus to the lead glass counter in the lower right corner of the drawing. The p+ meson strikes one of the counters A or B; traverses the toroidal focusing magnet; and stops in one of the aluminum wedges of the polarimeter. The p meson precesses in the weak magnetic field and then decays within 6.4 psec of stopping. The decay positron is detected by one of the 32 G counters.
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All of the detectors are scintillation counters. There are more than 200 counters used and most are monitored individually. Each counter is connected to a NIM discriminator and most of the logic is done in a special trigger circuit built for the purpose. Most of the trigger logic is built with ECL but, having been built for a previous experiment, not in FASTBUS format. The apparatus is cylindrically symmetric with the finest segments 1/32 of 3600 azimuthal angle width.
Most of the discriminators are directly connected to a set of 7, 32 channel x 2 deep, latches. Memory is 4K words by 16 Bits and has a complete cycle time of some 60 nanoseconds. It can be re-configured with jumpers to operate as 2K x 32. There are three modes of operation; random access, first in-first out (FIFO) or first in-last out (FILO). Modules can be cascaded so that FIFO and FILO modes can extend over several modules. The memory is used in FIFO mode in this experiment with the controller feeding data to the memory at its pace and the PDPll reading data at its pace.
The predet counts timing pulses from the A.G.S. It has within it a register which can be set by the PDPll. When there is a match between the counter and the register, a write to the interface interrupt register is made. The match register is set first to "beam on" time. When that condition is satisfied the PDPll is interrupted and "beam off" time is written to the match register. A third time is written when that match is made, etc. The cycle is repeated for each accelerator pulse. This module has a 16-bit general input register, a 16 bit general output register and a 1 bit inhibit register built in. The inhibit register listens to broadcast commands. If inhibit-on or inhibit-off is broadcast, this register goes on or off. It is used to inhibit data taking between machine pulses. The genral input register is used only, at present, to sense the polarity of the precessing magnet which is changed each pulse. The output register is used for annunciators.
The 16 channel scaler has 28 bits per channel. It runs at 100 Mhz when the proper chip is plugged into its front end. Individual channels can be turned off or on directly or may be controlled by the broadcast inhibit commands. Channels may be individually cleared, be made to read and clear, or cleared by broadcast commands. The inhibit and broadcast clear functions are individually controlled for each channel individually.
The controller is based upon the 10800 bit slice processor set. We have avoided installing the arithmetic logic unit so it is not really a computer, yet. It is, however, a processor and has decision making elements in it. It also has a priority encoding register used to reduce latch bits to latch addresses at hardware speeds. The "BOX" inputs are used to decide which clock inputs to read. The latches and clocks are read, encoded and then passed on to the memory. The device is micro-programmed and the program resides at present on PROM's.
The PDPll interface is designed to allow information transfer in either direction and to be initiated from either the PDP-ll or a FASTBUS device. The system uses a rather novel and quite convenient cooling system. The crate is water cooled with a 1/4 inch water line supplying more than enough cooling for a 1500 watts crate. The cooling lines would not be noticeable in the usual maze of coaxial cables if they were not white. Heat is transferred from the chips to the crate by several conduction paths. For modules which dissipate less than 30 watts simple conduction to the cover plates via a conducting rubber pad suffices. For modules with up to 75 watts of dissipation an aluminum lattice under the chips is also used. A simple cam mechanism provides the necessary thermal contact between the crate and modules. The system is quiet, clean and effective.
With the exception of the latch modules all devices were built on wire-wrap "kludge" boards. This has worked rather well and we have had no trouble cooling these modules even at 75 watts. The modules can accommodate about 265 standard 16 pin DIP packages. The system has been used for about 500 hours of data taking. This winter the experiment will run for about another 1000 hours. For this next run the processor has been re-fitted with a RAM program memory in order to allow more rapid changes in its program. The "BOX" finder has been moved to the FASTBUS to accommodate additional counters and to eliminate some timing ambiguities in the system. The ease with which these changes can be made is impressive.
The next approved experiment to be done here with this equipment is E749. This will use a multi-segment system with both crate and cable segments. In addition to the modules described above we will also have the following. A crate to cable segment interconnect as well as a cable to crate segment interconnect will be developed. The multi-crate system will be interconnected with cable segments. Figure 5 illustrates this principle. The pulse height of some 160 lead glass counters will be read by FASTBUS ADC modules to be developed. Some 2500 wires of a proportional wire chamber system will be read. The plan at this time is to make the chambers part of a cable FASTBUS segment. Some logic will be done on the chambers themselves.
Much of the work now done in NIM modules can be done much less expensively now with ECL logic. We plan to make computer controlled discriminator for E749. 
